| 1 | /* SPDX-License-Identifier: MIT */ |
| 2 | /* |
| 3 | * Copyright © 2024 Intel Corporation |
| 4 | */ |
| 5 | |
| 6 | #ifndef _XE_GTT_DEFS_H_ |
| 7 | #define _XE_GTT_DEFS_H_ |
| 8 | |
| 9 | #define XELPG_GGTT_PTE_PAT0 BIT_ULL(52) |
| 10 | #define XELPG_GGTT_PTE_PAT1 BIT_ULL(53) |
| 11 | |
| 12 | #define GGTT_PTE_VFID GENMASK_ULL(11, 2) |
| 13 | |
| 14 | #define GUC_GGTT_TOP 0xFEE00000 |
| 15 | |
| 16 | #define XELPG_PPGTT_PTE_PAT3 BIT_ULL(62) |
| 17 | #define XE2_PPGTT_PTE_PAT4 BIT_ULL(61) |
| 18 | #define XE_PPGTT_PDE_PDPE_PAT2 BIT_ULL(12) |
| 19 | #define XE_PPGTT_PTE_PAT2 BIT_ULL(7) |
| 20 | #define XE_PPGTT_PTE_PAT1 BIT_ULL(4) |
| 21 | #define XE_PPGTT_PTE_PAT0 BIT_ULL(3) |
| 22 | |
| 23 | #define XE_PDE_PS_2M BIT_ULL(7) |
| 24 | #define XE_PDPE_PS_1G BIT_ULL(7) |
| 25 | #define XE_PDE_IPS_64K BIT_ULL(11) |
| 26 | |
| 27 | #define XE_GGTT_PTE_DM BIT_ULL(1) |
| 28 | #define XE_USM_PPGTT_PTE_AE BIT_ULL(10) |
| 29 | #define XE_PPGTT_PTE_DM BIT_ULL(11) |
| 30 | #define XE_PDE_64K BIT_ULL(6) |
| 31 | #define XE_PTE_PS64 BIT_ULL(8) |
| 32 | #define XE_PTE_NULL BIT_ULL(9) |
| 33 | |
| 34 | #define XE_PAGE_PRESENT BIT_ULL(0) |
| 35 | #define XE_PAGE_RW BIT_ULL(1) |
| 36 | |
| 37 | #endif |
| 38 | |