Skip to content
View ptracton's full-sized avatar

Highlights

  • Pro

Block or report ptracton

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Claude_IP Claude_IP Public

    Using Claude AI for generating RTL IP Blocks

    SystemVerilog 1

  2. emacs emacs Public

    My emacs setup and files

    Emacs Lisp

  3. Picoblaze Picoblaze Public

    Picoblaze projects on a Basys3

    Verilog 7 3

  4. AXI_BFM AXI_BFM Public

    AXI4 BFM in Verilog

    Verilog 37 19

  5. UART_ECHO UART_ECHO Public

    Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.

    Verilog 13 2

  6. Philip_Tracton_Resume Philip_Tracton_Resume Public

    Philip Tracton's Resume

    TeX