| 1 | /* |
| 2 | * Copyright 2023 Advanced Micro Devices, Inc. |
| 3 | * |
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 5 | * copy of this software and associated documentation files (the "Software"), |
| 6 | * to deal in the Software without restriction, including without limitation |
| 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| 9 | * Software is furnished to do so, subject to the following conditions: |
| 10 | * |
| 11 | * The above copyright notice and this permission notice shall be included in |
| 12 | * all copies or substantial portions of the Software. |
| 13 | * |
| 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| 21 | * |
| 22 | */ |
| 23 | #ifndef _mp_14_0_2_OFFSET_HEADER |
| 24 | #define |
| 25 | |
| 26 | |
| 27 | // addressBlock: mp_SmuMp1_SmnDec |
| 28 | // base address: 0x0 |
| 29 | #define regMP1_SMN_C2PMSG_0 0x0040 |
| 30 | #define regMP1_SMN_C2PMSG_0_BASE_IDX 1 |
| 31 | #define regMP1_SMN_C2PMSG_1 0x0041 |
| 32 | #define regMP1_SMN_C2PMSG_1_BASE_IDX 1 |
| 33 | #define regMP1_SMN_C2PMSG_2 0x0042 |
| 34 | #define regMP1_SMN_C2PMSG_2_BASE_IDX 1 |
| 35 | #define regMP1_SMN_C2PMSG_3 0x0043 |
| 36 | #define regMP1_SMN_C2PMSG_3_BASE_IDX 1 |
| 37 | #define regMP1_SMN_C2PMSG_4 0x0044 |
| 38 | #define regMP1_SMN_C2PMSG_4_BASE_IDX 1 |
| 39 | #define regMP1_SMN_C2PMSG_5 0x0045 |
| 40 | #define regMP1_SMN_C2PMSG_5_BASE_IDX 1 |
| 41 | #define regMP1_SMN_C2PMSG_6 0x0046 |
| 42 | #define regMP1_SMN_C2PMSG_6_BASE_IDX 1 |
| 43 | #define regMP1_SMN_C2PMSG_7 0x0047 |
| 44 | #define regMP1_SMN_C2PMSG_7_BASE_IDX 1 |
| 45 | #define regMP1_SMN_C2PMSG_8 0x0048 |
| 46 | #define regMP1_SMN_C2PMSG_8_BASE_IDX 1 |
| 47 | #define regMP1_SMN_C2PMSG_9 0x0049 |
| 48 | #define regMP1_SMN_C2PMSG_9_BASE_IDX 1 |
| 49 | #define regMP1_SMN_C2PMSG_10 0x004a |
| 50 | #define regMP1_SMN_C2PMSG_10_BASE_IDX 1 |
| 51 | #define regMP1_SMN_C2PMSG_11 0x004b |
| 52 | #define regMP1_SMN_C2PMSG_11_BASE_IDX 1 |
| 53 | #define regMP1_SMN_C2PMSG_12 0x004c |
| 54 | #define regMP1_SMN_C2PMSG_12_BASE_IDX 1 |
| 55 | #define regMP1_SMN_C2PMSG_13 0x004d |
| 56 | #define regMP1_SMN_C2PMSG_13_BASE_IDX 1 |
| 57 | #define regMP1_SMN_C2PMSG_14 0x004e |
| 58 | #define regMP1_SMN_C2PMSG_14_BASE_IDX 1 |
| 59 | #define regMP1_SMN_C2PMSG_15 0x004f |
| 60 | #define regMP1_SMN_C2PMSG_15_BASE_IDX 1 |
| 61 | #define regMP1_SMN_C2PMSG_16 0x0050 |
| 62 | #define regMP1_SMN_C2PMSG_16_BASE_IDX 1 |
| 63 | #define regMP1_SMN_C2PMSG_17 0x0051 |
| 64 | #define regMP1_SMN_C2PMSG_17_BASE_IDX 1 |
| 65 | #define regMP1_SMN_C2PMSG_18 0x0052 |
| 66 | #define regMP1_SMN_C2PMSG_18_BASE_IDX 1 |
| 67 | #define regMP1_SMN_C2PMSG_19 0x0053 |
| 68 | #define regMP1_SMN_C2PMSG_19_BASE_IDX 1 |
| 69 | #define regMP1_SMN_C2PMSG_20 0x0054 |
| 70 | #define regMP1_SMN_C2PMSG_20_BASE_IDX 1 |
| 71 | #define regMP1_SMN_C2PMSG_21 0x0055 |
| 72 | #define regMP1_SMN_C2PMSG_21_BASE_IDX 1 |
| 73 | #define regMP1_SMN_C2PMSG_22 0x0056 |
| 74 | #define regMP1_SMN_C2PMSG_22_BASE_IDX 1 |
| 75 | #define regMP1_SMN_C2PMSG_23 0x0057 |
| 76 | #define regMP1_SMN_C2PMSG_23_BASE_IDX 1 |
| 77 | #define regMP1_SMN_C2PMSG_24 0x0058 |
| 78 | #define regMP1_SMN_C2PMSG_24_BASE_IDX 1 |
| 79 | #define regMP1_SMN_C2PMSG_25 0x0059 |
| 80 | #define regMP1_SMN_C2PMSG_25_BASE_IDX 1 |
| 81 | #define regMP1_SMN_C2PMSG_26 0x005a |
| 82 | #define regMP1_SMN_C2PMSG_26_BASE_IDX 1 |
| 83 | #define regMP1_SMN_C2PMSG_27 0x005b |
| 84 | #define regMP1_SMN_C2PMSG_27_BASE_IDX 1 |
| 85 | #define regMP1_SMN_C2PMSG_28 0x005c |
| 86 | #define regMP1_SMN_C2PMSG_28_BASE_IDX 1 |
| 87 | #define regMP1_SMN_C2PMSG_29 0x005d |
| 88 | #define regMP1_SMN_C2PMSG_29_BASE_IDX 1 |
| 89 | #define regMP1_SMN_C2PMSG_30 0x005e |
| 90 | #define regMP1_SMN_C2PMSG_30_BASE_IDX 1 |
| 91 | #define regMP1_SMN_C2PMSG_31 0x005f |
| 92 | #define regMP1_SMN_C2PMSG_31_BASE_IDX 1 |
| 93 | #define regMP1_SMN_C2PMSG_32 0x0060 |
| 94 | #define regMP1_SMN_C2PMSG_32_BASE_IDX 1 |
| 95 | #define regMP1_SMN_C2PMSG_33 0x0061 |
| 96 | #define regMP1_SMN_C2PMSG_33_BASE_IDX 1 |
| 97 | #define regMP1_SMN_C2PMSG_34 0x0062 |
| 98 | #define regMP1_SMN_C2PMSG_34_BASE_IDX 1 |
| 99 | #define regMP1_SMN_C2PMSG_35 0x0063 |
| 100 | #define regMP1_SMN_C2PMSG_35_BASE_IDX 1 |
| 101 | #define regMP1_SMN_C2PMSG_36 0x0064 |
| 102 | #define regMP1_SMN_C2PMSG_36_BASE_IDX 1 |
| 103 | #define regMP1_SMN_C2PMSG_37 0x0065 |
| 104 | #define regMP1_SMN_C2PMSG_37_BASE_IDX 1 |
| 105 | #define regMP1_SMN_C2PMSG_38 0x0066 |
| 106 | #define regMP1_SMN_C2PMSG_38_BASE_IDX 1 |
| 107 | #define regMP1_SMN_C2PMSG_39 0x0067 |
| 108 | #define regMP1_SMN_C2PMSG_39_BASE_IDX 1 |
| 109 | #define regMP1_SMN_C2PMSG_40 0x0068 |
| 110 | #define regMP1_SMN_C2PMSG_40_BASE_IDX 1 |
| 111 | #define regMP1_SMN_C2PMSG_41 0x0069 |
| 112 | #define regMP1_SMN_C2PMSG_41_BASE_IDX 1 |
| 113 | #define regMP1_SMN_C2PMSG_42 0x006a |
| 114 | #define regMP1_SMN_C2PMSG_42_BASE_IDX 1 |
| 115 | #define regMP1_SMN_C2PMSG_43 0x006b |
| 116 | #define regMP1_SMN_C2PMSG_43_BASE_IDX 1 |
| 117 | #define regMP1_SMN_C2PMSG_44 0x006c |
| 118 | #define regMP1_SMN_C2PMSG_44_BASE_IDX 1 |
| 119 | #define regMP1_SMN_C2PMSG_45 0x006d |
| 120 | #define regMP1_SMN_C2PMSG_45_BASE_IDX 1 |
| 121 | #define regMP1_SMN_C2PMSG_46 0x006e |
| 122 | #define regMP1_SMN_C2PMSG_46_BASE_IDX 1 |
| 123 | #define regMP1_SMN_C2PMSG_47 0x006f |
| 124 | #define regMP1_SMN_C2PMSG_47_BASE_IDX 1 |
| 125 | #define regMP1_SMN_C2PMSG_48 0x0070 |
| 126 | #define regMP1_SMN_C2PMSG_48_BASE_IDX 1 |
| 127 | #define regMP1_SMN_C2PMSG_49 0x0071 |
| 128 | #define regMP1_SMN_C2PMSG_49_BASE_IDX 1 |
| 129 | #define regMP1_SMN_C2PMSG_50 0x0072 |
| 130 | #define regMP1_SMN_C2PMSG_50_BASE_IDX 1 |
| 131 | #define regMP1_SMN_C2PMSG_51 0x0073 |
| 132 | #define regMP1_SMN_C2PMSG_51_BASE_IDX 1 |
| 133 | #define regMP1_SMN_C2PMSG_52 0x0074 |
| 134 | #define regMP1_SMN_C2PMSG_52_BASE_IDX 1 |
| 135 | #define regMP1_SMN_C2PMSG_53 0x0075 |
| 136 | #define regMP1_SMN_C2PMSG_53_BASE_IDX 1 |
| 137 | #define regMP1_SMN_C2PMSG_54 0x0076 |
| 138 | #define regMP1_SMN_C2PMSG_54_BASE_IDX 1 |
| 139 | #define regMP1_SMN_C2PMSG_55 0x0077 |
| 140 | #define regMP1_SMN_C2PMSG_55_BASE_IDX 1 |
| 141 | #define regMP1_SMN_C2PMSG_56 0x0078 |
| 142 | #define regMP1_SMN_C2PMSG_56_BASE_IDX 1 |
| 143 | #define regMP1_SMN_C2PMSG_57 0x0079 |
| 144 | #define regMP1_SMN_C2PMSG_57_BASE_IDX 1 |
| 145 | #define regMP1_SMN_C2PMSG_58 0x007a |
| 146 | #define regMP1_SMN_C2PMSG_58_BASE_IDX 1 |
| 147 | #define regMP1_SMN_C2PMSG_59 0x007b |
| 148 | #define regMP1_SMN_C2PMSG_59_BASE_IDX 1 |
| 149 | #define regMP1_SMN_C2PMSG_60 0x007c |
| 150 | #define regMP1_SMN_C2PMSG_60_BASE_IDX 1 |
| 151 | #define regMP1_SMN_C2PMSG_61 0x007d |
| 152 | #define regMP1_SMN_C2PMSG_61_BASE_IDX 1 |
| 153 | #define regMP1_SMN_C2PMSG_62 0x007e |
| 154 | #define regMP1_SMN_C2PMSG_62_BASE_IDX 1 |
| 155 | #define regMP1_SMN_C2PMSG_63 0x007f |
| 156 | #define regMP1_SMN_C2PMSG_63_BASE_IDX 1 |
| 157 | #define regMP1_SMN_C2PMSG_64 0x0080 |
| 158 | #define regMP1_SMN_C2PMSG_64_BASE_IDX 1 |
| 159 | #define regMP1_SMN_C2PMSG_65 0x0081 |
| 160 | #define regMP1_SMN_C2PMSG_65_BASE_IDX 1 |
| 161 | #define regMP1_SMN_C2PMSG_66 0x0082 |
| 162 | #define regMP1_SMN_C2PMSG_66_BASE_IDX 1 |
| 163 | #define regMP1_SMN_C2PMSG_67 0x0083 |
| 164 | #define regMP1_SMN_C2PMSG_67_BASE_IDX 1 |
| 165 | #define regMP1_SMN_C2PMSG_68 0x0084 |
| 166 | #define regMP1_SMN_C2PMSG_68_BASE_IDX 1 |
| 167 | #define regMP1_SMN_C2PMSG_69 0x0085 |
| 168 | #define regMP1_SMN_C2PMSG_69_BASE_IDX 1 |
| 169 | #define regMP1_SMN_C2PMSG_70 0x0086 |
| 170 | #define regMP1_SMN_C2PMSG_70_BASE_IDX 1 |
| 171 | #define regMP1_SMN_C2PMSG_71 0x0087 |
| 172 | #define regMP1_SMN_C2PMSG_71_BASE_IDX 1 |
| 173 | #define regMP1_SMN_C2PMSG_72 0x0088 |
| 174 | #define regMP1_SMN_C2PMSG_72_BASE_IDX 1 |
| 175 | #define regMP1_SMN_C2PMSG_73 0x0089 |
| 176 | #define regMP1_SMN_C2PMSG_73_BASE_IDX 1 |
| 177 | #define regMP1_SMN_C2PMSG_74 0x008a |
| 178 | #define regMP1_SMN_C2PMSG_74_BASE_IDX 1 |
| 179 | #define regMP1_SMN_C2PMSG_75 0x008b |
| 180 | #define regMP1_SMN_C2PMSG_75_BASE_IDX 1 |
| 181 | #define regMP1_SMN_C2PMSG_76 0x008c |
| 182 | #define regMP1_SMN_C2PMSG_76_BASE_IDX 1 |
| 183 | #define regMP1_SMN_C2PMSG_77 0x008d |
| 184 | #define regMP1_SMN_C2PMSG_77_BASE_IDX 1 |
| 185 | #define regMP1_SMN_C2PMSG_78 0x008e |
| 186 | #define regMP1_SMN_C2PMSG_78_BASE_IDX 1 |
| 187 | #define regMP1_SMN_C2PMSG_79 0x008f |
| 188 | #define regMP1_SMN_C2PMSG_79_BASE_IDX 1 |
| 189 | #define regMP1_SMN_C2PMSG_80 0x0090 |
| 190 | #define regMP1_SMN_C2PMSG_80_BASE_IDX 1 |
| 191 | #define regMP1_SMN_C2PMSG_81 0x0091 |
| 192 | #define regMP1_SMN_C2PMSG_81_BASE_IDX 1 |
| 193 | #define regMP1_SMN_C2PMSG_82 0x0092 |
| 194 | #define regMP1_SMN_C2PMSG_82_BASE_IDX 1 |
| 195 | #define regMP1_SMN_C2PMSG_83 0x0093 |
| 196 | #define regMP1_SMN_C2PMSG_83_BASE_IDX 1 |
| 197 | #define regMP1_SMN_C2PMSG_84 0x0094 |
| 198 | #define regMP1_SMN_C2PMSG_84_BASE_IDX 1 |
| 199 | #define regMP1_SMN_C2PMSG_85 0x0095 |
| 200 | #define regMP1_SMN_C2PMSG_85_BASE_IDX 1 |
| 201 | #define regMP1_SMN_C2PMSG_86 0x0096 |
| 202 | #define regMP1_SMN_C2PMSG_86_BASE_IDX 1 |
| 203 | #define regMP1_SMN_C2PMSG_87 0x0097 |
| 204 | #define regMP1_SMN_C2PMSG_87_BASE_IDX 1 |
| 205 | #define regMP1_SMN_C2PMSG_88 0x0098 |
| 206 | #define regMP1_SMN_C2PMSG_88_BASE_IDX 1 |
| 207 | #define regMP1_SMN_C2PMSG_89 0x0099 |
| 208 | #define regMP1_SMN_C2PMSG_89_BASE_IDX 1 |
| 209 | #define regMP1_SMN_C2PMSG_90 0x009a |
| 210 | #define regMP1_SMN_C2PMSG_90_BASE_IDX 1 |
| 211 | #define regMP1_SMN_C2PMSG_91 0x009b |
| 212 | #define regMP1_SMN_C2PMSG_91_BASE_IDX 1 |
| 213 | #define regMP1_SMN_C2PMSG_92 0x009c |
| 214 | #define regMP1_SMN_C2PMSG_92_BASE_IDX 1 |
| 215 | #define regMP1_SMN_C2PMSG_93 0x009d |
| 216 | #define regMP1_SMN_C2PMSG_93_BASE_IDX 1 |
| 217 | #define regMP1_SMN_C2PMSG_94 0x009e |
| 218 | #define regMP1_SMN_C2PMSG_94_BASE_IDX 1 |
| 219 | #define regMP1_SMN_C2PMSG_95 0x009f |
| 220 | #define regMP1_SMN_C2PMSG_95_BASE_IDX 1 |
| 221 | #define regMP1_SMN_C2PMSG_96 0x00a0 |
| 222 | #define regMP1_SMN_C2PMSG_96_BASE_IDX 1 |
| 223 | #define regMP1_SMN_C2PMSG_97 0x00a1 |
| 224 | #define regMP1_SMN_C2PMSG_97_BASE_IDX 1 |
| 225 | #define regMP1_SMN_C2PMSG_98 0x00a2 |
| 226 | #define regMP1_SMN_C2PMSG_98_BASE_IDX 1 |
| 227 | #define regMP1_SMN_C2PMSG_99 0x00a3 |
| 228 | #define regMP1_SMN_C2PMSG_99_BASE_IDX 1 |
| 229 | #define regMP1_SMN_C2PMSG_100 0x00a4 |
| 230 | #define regMP1_SMN_C2PMSG_100_BASE_IDX 1 |
| 231 | #define regMP1_SMN_C2PMSG_101 0x00a5 |
| 232 | #define regMP1_SMN_C2PMSG_101_BASE_IDX 1 |
| 233 | #define regMP1_SMN_C2PMSG_102 0x00a6 |
| 234 | #define regMP1_SMN_C2PMSG_102_BASE_IDX 1 |
| 235 | #define regMP1_SMN_C2PMSG_103 0x00a7 |
| 236 | #define regMP1_SMN_C2PMSG_103_BASE_IDX 1 |
| 237 | #define regMP1_SMN_C2PMSG_104 0x00a8 |
| 238 | #define regMP1_SMN_C2PMSG_104_BASE_IDX 1 |
| 239 | #define regMP1_SMN_C2PMSG_105 0x00a9 |
| 240 | #define regMP1_SMN_C2PMSG_105_BASE_IDX 1 |
| 241 | #define regMP1_SMN_C2PMSG_106 0x00aa |
| 242 | #define regMP1_SMN_C2PMSG_106_BASE_IDX 1 |
| 243 | #define regMP1_SMN_C2PMSG_107 0x00ab |
| 244 | #define regMP1_SMN_C2PMSG_107_BASE_IDX 1 |
| 245 | #define regMP1_SMN_C2PMSG_108 0x00ac |
| 246 | #define regMP1_SMN_C2PMSG_108_BASE_IDX 1 |
| 247 | #define regMP1_SMN_C2PMSG_109 0x00ad |
| 248 | #define regMP1_SMN_C2PMSG_109_BASE_IDX 1 |
| 249 | #define regMP1_SMN_C2PMSG_110 0x00ae |
| 250 | #define regMP1_SMN_C2PMSG_110_BASE_IDX 1 |
| 251 | #define regMP1_SMN_C2PMSG_111 0x00af |
| 252 | #define regMP1_SMN_C2PMSG_111_BASE_IDX 1 |
| 253 | #define regMP1_SMN_C2PMSG_112 0x00b0 |
| 254 | #define regMP1_SMN_C2PMSG_112_BASE_IDX 1 |
| 255 | #define regMP1_SMN_C2PMSG_113 0x00b1 |
| 256 | #define regMP1_SMN_C2PMSG_113_BASE_IDX 1 |
| 257 | #define regMP1_SMN_C2PMSG_114 0x00b2 |
| 258 | #define regMP1_SMN_C2PMSG_114_BASE_IDX 1 |
| 259 | #define regMP1_SMN_C2PMSG_115 0x00b3 |
| 260 | #define regMP1_SMN_C2PMSG_115_BASE_IDX 1 |
| 261 | #define regMP1_SMN_C2PMSG_116 0x00b4 |
| 262 | #define regMP1_SMN_C2PMSG_116_BASE_IDX 1 |
| 263 | #define regMP1_SMN_C2PMSG_117 0x00b5 |
| 264 | #define regMP1_SMN_C2PMSG_117_BASE_IDX 1 |
| 265 | #define regMP1_SMN_C2PMSG_118 0x00b6 |
| 266 | #define regMP1_SMN_C2PMSG_118_BASE_IDX 1 |
| 267 | #define regMP1_SMN_C2PMSG_119 0x00b7 |
| 268 | #define regMP1_SMN_C2PMSG_119_BASE_IDX 1 |
| 269 | #define regMP1_SMN_C2PMSG_120 0x00b8 |
| 270 | #define regMP1_SMN_C2PMSG_120_BASE_IDX 1 |
| 271 | #define regMP1_SMN_C2PMSG_121 0x00b9 |
| 272 | #define regMP1_SMN_C2PMSG_121_BASE_IDX 1 |
| 273 | #define regMP1_SMN_C2PMSG_122 0x00ba |
| 274 | #define regMP1_SMN_C2PMSG_122_BASE_IDX 1 |
| 275 | #define regMP1_SMN_C2PMSG_123 0x00bb |
| 276 | #define regMP1_SMN_C2PMSG_123_BASE_IDX 1 |
| 277 | #define regMP1_SMN_C2PMSG_124 0x00bc |
| 278 | #define regMP1_SMN_C2PMSG_124_BASE_IDX 1 |
| 279 | #define regMP1_SMN_C2PMSG_125 0x00bd |
| 280 | #define regMP1_SMN_C2PMSG_125_BASE_IDX 1 |
| 281 | #define regMP1_SMN_C2PMSG_126 0x00be |
| 282 | #define regMP1_SMN_C2PMSG_126_BASE_IDX 1 |
| 283 | #define regMP1_SMN_C2PMSG_127 0x00bf |
| 284 | #define regMP1_SMN_C2PMSG_127_BASE_IDX 1 |
| 285 | #define regMP1_SMN_IH_CREDIT 0x0140 |
| 286 | #define regMP1_SMN_IH_CREDIT_BASE_IDX 1 |
| 287 | #define regMP1_SMN_IH_SW_INT 0x0141 |
| 288 | #define regMP1_SMN_IH_SW_INT_BASE_IDX 1 |
| 289 | #define regMP1_SMN_IH_SW_INT_CTRL 0x0142 |
| 290 | #define regMP1_SMN_IH_SW_INT_CTRL_BASE_IDX 1 |
| 291 | #define regMP1_SMN_FPS_CNT 0x0143 |
| 292 | #define regMP1_SMN_FPS_CNT_BASE_IDX 1 |
| 293 | #define regMP1_SMN_PUB_CTRL 0x0144 |
| 294 | #define regMP1_SMN_PUB_CTRL_BASE_IDX 1 |
| 295 | #define regMP1_SMN_EXT_SCRATCH0 0x01c0 |
| 296 | #define regMP1_SMN_EXT_SCRATCH0_BASE_IDX 1 |
| 297 | #define regMP1_SMN_EXT_SCRATCH1 0x01c1 |
| 298 | #define regMP1_SMN_EXT_SCRATCH1_BASE_IDX 1 |
| 299 | #define regMP1_SMN_EXT_SCRATCH2 0x01c2 |
| 300 | #define regMP1_SMN_EXT_SCRATCH2_BASE_IDX 1 |
| 301 | #define regMP1_SMN_EXT_SCRATCH3 0x01c3 |
| 302 | #define regMP1_SMN_EXT_SCRATCH3_BASE_IDX 1 |
| 303 | #define regMP1_SMN_EXT_SCRATCH4 0x01c4 |
| 304 | #define regMP1_SMN_EXT_SCRATCH4_BASE_IDX 1 |
| 305 | #define regMP1_SMN_EXT_SCRATCH5 0x01c5 |
| 306 | #define regMP1_SMN_EXT_SCRATCH5_BASE_IDX 1 |
| 307 | #define regMP1_SMN_EXT_SCRATCH6 0x01c6 |
| 308 | #define regMP1_SMN_EXT_SCRATCH6_BASE_IDX 1 |
| 309 | #define regMP1_SMN_EXT_SCRATCH7 0x01c7 |
| 310 | #define regMP1_SMN_EXT_SCRATCH7_BASE_IDX 1 |
| 311 | #define regMP1_SMN_EXT_SCRATCH8 0x01c8 |
| 312 | #define regMP1_SMN_EXT_SCRATCH8_BASE_IDX 1 |
| 313 | #define regMP1_SMN_EXT_SCRATCH9 0x01c9 |
| 314 | #define regMP1_SMN_EXT_SCRATCH9_BASE_IDX 1 |
| 315 | #define regMP1_SMN_EXT_SCRATCH10 0x01ca |
| 316 | #define regMP1_SMN_EXT_SCRATCH10_BASE_IDX 1 |
| 317 | #define regMP1_SMN_EXT_SCRATCH11 0x01cb |
| 318 | #define regMP1_SMN_EXT_SCRATCH11_BASE_IDX 1 |
| 319 | #define regMP1_SMN_EXT_SCRATCH12 0x01cc |
| 320 | #define regMP1_SMN_EXT_SCRATCH12_BASE_IDX 1 |
| 321 | #define regMP1_SMN_EXT_SCRATCH13 0x01cd |
| 322 | #define regMP1_SMN_EXT_SCRATCH13_BASE_IDX 1 |
| 323 | #define regMP1_SMN_EXT_SCRATCH14 0x01ce |
| 324 | #define regMP1_SMN_EXT_SCRATCH14_BASE_IDX 1 |
| 325 | #define regMP1_SMN_EXT_SCRATCH15 0x01cf |
| 326 | #define regMP1_SMN_EXT_SCRATCH15_BASE_IDX 1 |
| 327 | #define regMP1_SMN_EXT_SCRATCH16 0x01d0 |
| 328 | #define regMP1_SMN_EXT_SCRATCH16_BASE_IDX 1 |
| 329 | #define regMP1_SMN_EXT_SCRATCH17 0x01d1 |
| 330 | #define regMP1_SMN_EXT_SCRATCH17_BASE_IDX 1 |
| 331 | #define regMP1_SMN_EXT_SCRATCH18 0x01d2 |
| 332 | #define regMP1_SMN_EXT_SCRATCH18_BASE_IDX 1 |
| 333 | #define regMP1_SMN_EXT_SCRATCH19 0x01d3 |
| 334 | #define regMP1_SMN_EXT_SCRATCH19_BASE_IDX 1 |
| 335 | #define regMP1_SMN_EXT_SCRATCH20 0x01d4 |
| 336 | #define regMP1_SMN_EXT_SCRATCH20_BASE_IDX 1 |
| 337 | #define regMP1_SMN_EXT_SCRATCH21 0x01d5 |
| 338 | #define regMP1_SMN_EXT_SCRATCH21_BASE_IDX 1 |
| 339 | #define regMP1_SMN_EXT_SCRATCH22 0x01d6 |
| 340 | #define regMP1_SMN_EXT_SCRATCH22_BASE_IDX 1 |
| 341 | #define regMP1_SMN_EXT_SCRATCH23 0x01d7 |
| 342 | #define regMP1_SMN_EXT_SCRATCH23_BASE_IDX 1 |
| 343 | #define regMP1_SMN_EXT_SCRATCH24 0x01d8 |
| 344 | #define regMP1_SMN_EXT_SCRATCH24_BASE_IDX 1 |
| 345 | #define regMP1_SMN_EXT_SCRATCH25 0x01d9 |
| 346 | #define regMP1_SMN_EXT_SCRATCH25_BASE_IDX 1 |
| 347 | #define regMP1_SMN_EXT_SCRATCH26 0x01da |
| 348 | #define regMP1_SMN_EXT_SCRATCH26_BASE_IDX 1 |
| 349 | #define regMP1_SMN_EXT_SCRATCH27 0x01db |
| 350 | #define regMP1_SMN_EXT_SCRATCH27_BASE_IDX 1 |
| 351 | #define regMP1_SMN_EXT_SCRATCH28 0x01dc |
| 352 | #define regMP1_SMN_EXT_SCRATCH28_BASE_IDX 1 |
| 353 | #define regMP1_SMN_EXT_SCRATCH29 0x01dd |
| 354 | #define regMP1_SMN_EXT_SCRATCH29_BASE_IDX 1 |
| 355 | #define regMP1_SMN_EXT_SCRATCH30 0x01de |
| 356 | #define regMP1_SMN_EXT_SCRATCH30_BASE_IDX 1 |
| 357 | #define regMP1_SMN_EXT_SCRATCH31 0x01df |
| 358 | #define regMP1_SMN_EXT_SCRATCH31_BASE_IDX 1 |
| 359 | |
| 360 | |
| 361 | // addressBlock: mp_SmuMpASP_SmnDec |
| 362 | // base address: 0x0 |
| 363 | #define regMPASP_SMN_C2PMSG_32 0x0060 |
| 364 | #define regMPASP_SMN_C2PMSG_32_BASE_IDX 0 |
| 365 | #define regMPASP_SMN_C2PMSG_33 0x0061 |
| 366 | #define regMPASP_SMN_C2PMSG_33_BASE_IDX 0 |
| 367 | #define regMPASP_SMN_C2PMSG_34 0x0062 |
| 368 | #define regMPASP_SMN_C2PMSG_34_BASE_IDX 0 |
| 369 | #define regMPASP_SMN_C2PMSG_35 0x0063 |
| 370 | #define regMPASP_SMN_C2PMSG_35_BASE_IDX 0 |
| 371 | #define regMPASP_SMN_C2PMSG_36 0x0064 |
| 372 | #define regMPASP_SMN_C2PMSG_36_BASE_IDX 0 |
| 373 | #define regMPASP_SMN_C2PMSG_37 0x0065 |
| 374 | #define regMPASP_SMN_C2PMSG_37_BASE_IDX 0 |
| 375 | #define regMPASP_SMN_C2PMSG_38 0x0066 |
| 376 | #define regMPASP_SMN_C2PMSG_38_BASE_IDX 0 |
| 377 | #define regMPASP_SMN_C2PMSG_39 0x0067 |
| 378 | #define regMPASP_SMN_C2PMSG_39_BASE_IDX 0 |
| 379 | #define regMPASP_SMN_C2PMSG_60 0x007c |
| 380 | #define regMPASP_SMN_C2PMSG_60_BASE_IDX 0 |
| 381 | #define regMPASP_SMN_C2PMSG_61 0x007d |
| 382 | #define regMPASP_SMN_C2PMSG_61_BASE_IDX 0 |
| 383 | #define regMPASP_SMN_C2PMSG_62 0x007e |
| 384 | #define regMPASP_SMN_C2PMSG_62_BASE_IDX 0 |
| 385 | #define regMPASP_SMN_C2PMSG_63 0x007f |
| 386 | #define regMPASP_SMN_C2PMSG_63_BASE_IDX 0 |
| 387 | #define regMPASP_SMN_C2PMSG_64 0x0080 |
| 388 | #define regMPASP_SMN_C2PMSG_64_BASE_IDX 0 |
| 389 | #define regMPASP_SMN_C2PMSG_65 0x0081 |
| 390 | #define regMPASP_SMN_C2PMSG_65_BASE_IDX 0 |
| 391 | #define regMPASP_SMN_C2PMSG_66 0x0082 |
| 392 | #define regMPASP_SMN_C2PMSG_66_BASE_IDX 0 |
| 393 | #define regMPASP_SMN_C2PMSG_67 0x0083 |
| 394 | #define regMPASP_SMN_C2PMSG_67_BASE_IDX 0 |
| 395 | #define regMPASP_SMN_C2PMSG_68 0x0084 |
| 396 | #define regMPASP_SMN_C2PMSG_68_BASE_IDX 0 |
| 397 | #define regMPASP_SMN_C2PMSG_69 0x0085 |
| 398 | #define regMPASP_SMN_C2PMSG_69_BASE_IDX 0 |
| 399 | #define regMPASP_SMN_C2PMSG_70 0x0086 |
| 400 | #define regMPASP_SMN_C2PMSG_70_BASE_IDX 0 |
| 401 | #define regMPASP_SMN_C2PMSG_71 0x0087 |
| 402 | #define regMPASP_SMN_C2PMSG_71_BASE_IDX 0 |
| 403 | #define regMPASP_SMN_C2PMSG_72 0x0088 |
| 404 | #define regMPASP_SMN_C2PMSG_72_BASE_IDX 0 |
| 405 | #define regMPASP_SMN_C2PMSG_73 0x0089 |
| 406 | #define regMPASP_SMN_C2PMSG_73_BASE_IDX 0 |
| 407 | #define regMPASP_SMN_C2PMSG_74 0x008a |
| 408 | #define regMPASP_SMN_C2PMSG_74_BASE_IDX 0 |
| 409 | #define regMPASP_SMN_C2PMSG_75 0x008b |
| 410 | #define regMPASP_SMN_C2PMSG_75_BASE_IDX 0 |
| 411 | #define regMPASP_SMN_C2PMSG_76 0x008c |
| 412 | #define regMPASP_SMN_C2PMSG_76_BASE_IDX 0 |
| 413 | #define regMPASP_SMN_C2PMSG_77 0x008d |
| 414 | #define regMPASP_SMN_C2PMSG_77_BASE_IDX 0 |
| 415 | #define regMPASP_SMN_C2PMSG_78 0x008e |
| 416 | #define regMPASP_SMN_C2PMSG_78_BASE_IDX 0 |
| 417 | #define regMPASP_SMN_C2PMSG_79 0x008f |
| 418 | #define regMPASP_SMN_C2PMSG_79_BASE_IDX 0 |
| 419 | #define regMPASP_SMN_C2PMSG_80 0x0090 |
| 420 | #define regMPASP_SMN_C2PMSG_80_BASE_IDX 0 |
| 421 | #define regMPASP_SMN_C2PMSG_81 0x0091 |
| 422 | #define regMPASP_SMN_C2PMSG_81_BASE_IDX 0 |
| 423 | #define regMPASP_SMN_C2PMSG_82 0x0092 |
| 424 | #define regMPASP_SMN_C2PMSG_82_BASE_IDX 0 |
| 425 | #define regMPASP_SMN_C2PMSG_83 0x0093 |
| 426 | #define regMPASP_SMN_C2PMSG_83_BASE_IDX 0 |
| 427 | #define regMPASP_SMN_C2PMSG_84 0x0094 |
| 428 | #define regMPASP_SMN_C2PMSG_84_BASE_IDX 0 |
| 429 | #define regMPASP_SMN_C2PMSG_85 0x0095 |
| 430 | #define regMPASP_SMN_C2PMSG_85_BASE_IDX 0 |
| 431 | #define regMPASP_SMN_C2PMSG_86 0x0096 |
| 432 | #define regMPASP_SMN_C2PMSG_86_BASE_IDX 0 |
| 433 | #define regMPASP_SMN_C2PMSG_87 0x0097 |
| 434 | #define regMPASP_SMN_C2PMSG_87_BASE_IDX 0 |
| 435 | #define regMPASP_SMN_C2PMSG_88 0x0098 |
| 436 | #define regMPASP_SMN_C2PMSG_88_BASE_IDX 0 |
| 437 | #define regMPASP_SMN_C2PMSG_89 0x0099 |
| 438 | #define regMPASP_SMN_C2PMSG_89_BASE_IDX 0 |
| 439 | #define regMPASP_SMN_C2PMSG_100 0x00a4 |
| 440 | #define regMPASP_SMN_C2PMSG_100_BASE_IDX 0 |
| 441 | #define regMPASP_SMN_C2PMSG_101 0x00a5 |
| 442 | #define regMPASP_SMN_C2PMSG_101_BASE_IDX 0 |
| 443 | #define regMPASP_SMN_C2PMSG_102 0x00a6 |
| 444 | #define regMPASP_SMN_C2PMSG_102_BASE_IDX 0 |
| 445 | #define regMPASP_SMN_C2PMSG_103 0x00a7 |
| 446 | #define regMPASP_SMN_C2PMSG_103_BASE_IDX 0 |
| 447 | #define regMPASP_SMN_C2PMSG_109 0x00ad |
| 448 | #define regMPASP_SMN_C2PMSG_109_BASE_IDX 0 |
| 449 | #define regMPASP_SMN_C2PMSG_115 0x00b3 |
| 450 | #define regMPASP_SMN_C2PMSG_115_BASE_IDX 0 |
| 451 | #define regMPASP_SMN_C2PMSG_116 0x00b4 |
| 452 | #define regMPASP_SMN_C2PMSG_116_BASE_IDX 0 |
| 453 | #define regMPASP_SMN_C2PMSG_119_BASE_IDX 0 |
| 454 | #define regMPASP_SMN_IH_CREDIT 0x0140 |
| 455 | #define regMPASP_SMN_IH_CREDIT_BASE_IDX 0 |
| 456 | #define regMPASP_SMN_IH_SW_INT 0x0141 |
| 457 | #define regMPASP_SMN_IH_SW_INT_BASE_IDX 0 |
| 458 | #define regMPASP_SMN_IH_SW_INT_CTRL 0x0142 |
| 459 | #define regMPASP_SMN_IH_SW_INT_CTRL_BASE_IDX 0 |
| 460 | |
| 461 | |
| 462 | // addressBlock: Mp1MmioPublic_SmuMp1Pub_CruDec |
| 463 | // base address: 0x3b00000 |
| 464 | #define regMP1_CRU1_MP1_FIRMWARE_FLAGS 0x4009 |
| 465 | #define regMP1_CRU1_MP1_FIRMWARE_FLAGS_BASE_IDX 7 |
| 466 | |
| 467 | |
| 468 | #endif |
| 469 | |