Skip to content

Commit 7b6c422

Browse files
Fix Lint
1 parent efc1cf8 commit 7b6c422

1 file changed

Lines changed: 3 additions & 3 deletions

File tree

can/bit_timing.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
class BitTiming:
22
"""Representation of a bit timing configuration.
3-
3+
44
The class can be constructed in various ways, depending on the information
55
available or the capabilities of the interfaces that need to be supported.
66
77
The preferred way is using bitrate, CAN clock frequency, TSEG1, TSEG2, SJW::
88
99
can.BitTiming(bitrate=1000000, f_clock=8000000, tseg1=5, tseg2=1, sjw=1)
10-
10+
1111
If the clock frequency is unknown it may be omitted but some interfaces may
1212
require it.
1313
@@ -123,7 +123,7 @@ def tseg1(self):
123123
@property
124124
def tseg2(self):
125125
"""Time segment 2.
126-
126+
127127
The number of quanta from the sampling point to the end of the bit.
128128
"""
129129
if not self._tseg2:

0 commit comments

Comments
 (0)