AMD Vitis™ Getting Started Tutorials See Vitis™ Development Environment on amd.com

Version: Vitis 2025.2

Vitis High-Level Synthesis (HLS) enables you to compile C/C++ code into RTL code for implementation in the programmable logic (PL) region of AMD devices. It is the tool that performs high-level synthesis of the C/C++ code and exports it as either a Vivado IP (.zip) for use in the Vivado Design Suite and the Embedded Software development flow, or as a Vitis kernel (.xo) for use in the Vitis acceleration flow and heterogeneous system designs. Although the Vitis kernel and Vivado IP flows are similar, there are some fundamental differences as explained in Introduction to Vitis HLS Components. This tutorial demonstrates the Vitis unified IDE flow for the bottom-up development of HLS designs.

The labs in this tutorial use:

• BASH Linux shell commands.
• Vitis core development kit release.

IMPORTANT:

• Before running any of the examples, make sure you have installed the Vitis Software Platform as described in Vitis release notes Installing the Vitis.

To configure the environment to run Vitis, run the following scripts which set up the environment to run in a specific command shell.

source <Vitis_install_path>/settings64.sh
source /opt/xilinx/xrt/setup.sh

Note: .csh scripts are also provided, but this tutorial assumes a bash shell is used.

To specify the location of any platforms you have installed, set the following environment variable:

export PLATFORM_REPO_PATHS=<path to platforms>

1. To access the reference files, type the following into a terminal: git clone https://github.com/Xilinx/Vitis-Tutorials.

2. Navigate to the Getting_Started/Vitis_HLS directory, and then access the reference-files directory.

3. You may open the HLS project by the following command if you've already sourced the settings script to setup Vitis (Click Update if a Update Workspace window pops up after executing the command). But we strongly recommend that you read each step in Next Steps carefully to clearly understand how to create a project from scratch and perform simulation, synthesis and optimization.

   vitis -w workspace
   

4. The Makefile is provided as a reference if you'd like to explore the CLI flow.

This tutorial describes how to create an HLS component using the Vitis Unified IDE:

1. Creating the Vitis HLS Project - Create the project to deine the HLS component.
2. Running High-Level Synthesis and Analyzing Results - Simulate and synthesize the design, and analyze the results.
3. Using Optimization Techniques - Try different optimization techniques to achieve the initiation interval (II)=1.
4. Reviewing the Dataflow Optimization - Add the Dataflow optimization to achieve even better results.

Return to Main Page — Return to Getting Started Pathway

_{Copyright © 2020–2025 Advanced Micro Devices, Inc.}

^{Terms and Conditions}