Skip to content

Commit ab58eb0

Browse files
author
Colin Robertson
committed
Fix DD1090612 Missing F1 and helpviewer
1 parent f393860 commit ab58eb0

4 files changed

Lines changed: 14 additions & 9 deletions

File tree

docs/intrinsics/arm-intrinsics.md

Lines changed: 4 additions & 3 deletions
Large diffs are not rendered by default.

docs/intrinsics/arm64-intrinsics.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,8 @@
11
---
22
title: "ARM64 intrinsics"
3-
description: "A list of the ARM64 intrinsics supported by the Microsoft C++ compiler."
4-
f1_keywords: ["__break", "__addx18byte", "__addx18word", "__addx18dword",
5-
"__addx18qword", "__cas8", "__cas16", "__cas32", "__cas64", "__casa8", "__casa16", "__casa32", "__casa64", "__casl8", "__casl16", "__casl32", "__casl64", "__casal8", "__casal16", "__casal32", "__casal64", "__crc32b", "__crc32h", "__crc32w", "__crc32d", "__crc32cb", "__crc32ch", "__crc32cw", "__crc32cd", "__getReg", "__getRegFp", "__getCallerReg", "__getCallerRegFp", "__hlt", "__incx18byte", "__incx18word", "__incx18dword", "__incx18qword", "__ldar8", "__ldar16", "__ldar32", "__ldar64", "__ldapr8", "__ldapr16", "__ldapr32", "__ldapr64", "__prefetch2", "__readx18byte", "__readx18word", "__readx18dword", "__readx18qword", "__setReg", "__setRegFp", "__setCallerReg", "__setCallerRegFp", "__stlr8", "__stlr16", "__stlr32", "__stlr64", "__swp8", "__swp16", "__swp32", "__swp64", "__swpa8", "__swpa16", "__swpa32", "__swpa64", "__swpl8", "__swpl16", "__swpl32", "__swpl64", "__swpal8", "__swpal16", "__swpal32", "__swpal64", "__sys", "__svc", "__writex18byte", "__writex18word", "__writex18dword", "__writex18qword"]
3+
description: "Reference list of ARM64 intrinsics supported by the Microsoft C++ compiler in Visual Studio."
4+
f1_keywords: ["__break", "__addx18byte", "__addx18word", "__addx18dword", "__addx18qword", "__cas8", "__cas16", "__cas32", "__cas64", "__casa8", "__casa16", "__casa32", "__casa64", "__casl8", "__casl16", "__casl32", "__casl64", "__casal8", "__casal16", "__casal32", "__casal64", "__crc32b", "__crc32h", "__crc32w", "__crc32d", "__crc32cb", "__crc32ch", "__crc32cw", "__crc32cd", "__getReg", "__getRegFp", "__getCallerReg", "__getCallerRegFp", "__hlt", "__incx18byte", "__incx18word", "__incx18dword", "__incx18qword", "__ldar8", "__ldar16", "__ldar32", "__ldar64", "__ldapr8", "__ldapr16", "__ldapr32", "__ldapr64", "__prefetch2", "__readx18byte", "__readx18word", "__readx18dword", "__readx18qword", "__setReg", "__setRegFp", "__setCallerReg", "__setCallerRegFp", "__stlr8", "__stlr16", "__stlr32", "__stlr64", "__swp8", "__swp16", "__swp32", "__swp64", "__swpa8", "__swpa16", "__swpa32", "__swpa64", "__swpl8", "__swpl16", "__swpl32", "__swpl64", "__swpal8", "__swpal16", "__swpal32", "__swpal64", "__sys", "__svc", "__writex18byte", "__writex18word", "__writex18dword", "__writex18qword"]
5+
helpviewer_keywords: ["__break ARM64 intrinsic", "__addx18byte ARM64 intrinsic", "__addx18word ARM64 intrinsic", "__addx18dword ARM64 intrinsic", "__addx18qword ARM64 intrinsic", "__cas8 ARM64 intrinsic", "__cas16 ARM64 intrinsic", "__cas32 ARM64 intrinsic", "__cas64 ARM64 intrinsic", "__casa8 ARM64 intrinsic", "__casa16 ARM64 intrinsic", "__casa32 ARM64 intrinsic", "__casa64 ARM64 intrinsic", "__casl8 ARM64 intrinsic", "__casl16 ARM64 intrinsic", "__casl32 ARM64 intrinsic", "__casl64 ARM64 intrinsic", "__casal8 ARM64 intrinsic", "__casal16 ARM64 intrinsic", "__casal32 ARM64 intrinsic", "__casal64 ARM64 intrinsic", "__crc32b ARM64 intrinsic", "__crc32h ARM64 intrinsic", "__crc32w ARM64 intrinsic", "__crc32d ARM64 intrinsic", "__crc32cb ARM64 intrinsic", "__crc32ch ARM64 intrinsic", "__crc32cw ARM64 intrinsic", "__crc32cd ARM64 intrinsic", "__getReg ARM64 intrinsic", "__getRegFp ARM64 intrinsic", "__getCallerReg ARM64 intrinsic", "__getCallerRegFp ARM64 intrinsic", "__hlt ARM64 intrinsic", "__incx18byte ARM64 intrinsic", "__incx18word ARM64 intrinsic", "__incx18dword ARM64 intrinsic", "__incx18qword ARM64 intrinsic", "__ldar8 ARM64 intrinsic", "__ldar16 ARM64 intrinsic", "__ldar32 ARM64 intrinsic", "__ldar64 ARM64 intrinsic", "__ldapr8 ARM64 intrinsic", "__ldapr16 ARM64 intrinsic", "__ldapr32 ARM64 intrinsic", "__ldapr64 ARM64 intrinsic", "__prefetch2 ARM64 intrinsic", "__readx18byte ARM64 intrinsic", "__readx18word ARM64 intrinsic", "__readx18dword ARM64 intrinsic", "__readx18qword ARM64 intrinsic", "__setReg ARM64 intrinsic", "__setRegFp ARM64 intrinsic", "__setCallerReg ARM64 intrinsic", "__setCallerRegFp ARM64 intrinsic", "__stlr8 ARM64 intrinsic", "__stlr16 ARM64 intrinsic", "__stlr32 ARM64 intrinsic", "__stlr64 ARM64 intrinsic", "__swp8 ARM64 intrinsic", "__swp16 ARM64 intrinsic", "__swp32 ARM64 intrinsic", "__swp64 ARM64 intrinsic", "__swpa8 ARM64 intrinsic", "__swpa16 ARM64 intrinsic", "__swpa32 ARM64 intrinsic", "__swpa64 ARM64 intrinsic", "__swpl8 ARM64 intrinsic", "__swpl16 ARM64 intrinsic", "__swpl32 ARM64 intrinsic", "__swpl64 ARM64 intrinsic", "__swpal8 ARM64 intrinsic", "__swpal16 ARM64 intrinsic", "__swpal32 ARM64 intrinsic", "__swpal64 ARM64 intrinsic", "__sys ARM64 intrinsic", "__svc ARM64 intrinsic", "__writex18byte ARM64 intrinsic", "__writex18word ARM64 intrinsic", "__writex18dword ARM64 intrinsic", "__writex18qword ARM64 intrinsic"]
66
author: sigatrev
77
ms.author: magardn
88
ms.date: "11/14/2019"

0 commit comments

Comments
 (0)