Skip to content

Commit ff987cc

Browse files
dhylandsdpgeorge
authored andcommitted
stmhal: Move debug UART repl to after uart_init0 call.
1 parent bda7041 commit ff987cc

1 file changed

Lines changed: 11 additions & 10 deletions

File tree

stmhal/main.c

Lines changed: 11 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -377,6 +377,17 @@ int main(void) {
377377
mp_obj_list_append(mp_sys_path, MP_OBJ_NEW_QSTR(MP_QSTR__slash_flash_slash_lib));
378378
mp_obj_list_init(mp_sys_argv, 0);
379379

380+
// Initialise low-level sub-systems. Here we need to very basic things like
381+
// zeroing out memory and resetting any of the sub-systems. Following this
382+
// we can run Python scripts (eg boot.py), but anything that is configurable
383+
// by boot.py must be set after boot.py is run.
384+
385+
readline_init0();
386+
pin_init0();
387+
extint_init0();
388+
timer_init0();
389+
uart_init0();
390+
380391
// Change #if 0 to #if 1 if you want REPL on UART_6 (or another uart)
381392
// as well as on USB VCP
382393
#if 0
@@ -391,16 +402,6 @@ int main(void) {
391402
MP_STATE_PORT(pyb_stdio_uart) = NULL;
392403
#endif
393404

394-
// Initialise low-level sub-systems. Here we need to very basic things like
395-
// zeroing out memory and resetting any of the sub-systems. Following this
396-
// we can run Python scripts (eg boot.py), but anything that is configurable
397-
// by boot.py must be set after boot.py is run.
398-
399-
readline_init0();
400-
pin_init0();
401-
extint_init0();
402-
timer_init0();
403-
uart_init0();
404405
#if MICROPY_HW_ENABLE_CAN
405406
can_init0();
406407
#endif

0 commit comments

Comments
 (0)