Skip to content

Commit 5f472c9

Browse files
committed
Fix output port pin descriptions
Issue ev3dev/ev3dev#121 Issue ev3dev/ev3dev#327
1 parent 5a5c99a commit 5f472c9

1 file changed

Lines changed: 8 additions & 8 deletions

File tree

docs/kernel-hackers-notebook/ev3-processor.md

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -133,7 +133,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
133133
<td>16</td>
134134
<td>GPIO&nbsp;0-3</td>
135135
<td>MBIN0</td>
136-
<td>Output Port B Pin 1 In</td>
136+
<td>Output Port B Pin 2</td>
137137
</tr>
138138
<tr>
139139
<td>12</td>
@@ -366,7 +366,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
366366
<td>24</td>
367367
<td>GPIO&nbsp;2-1</td>
368368
<td>MBIN1</td>
369-
<td>Output Port B Pin 2 In</td>
369+
<td>Output Port B Pin 1</td>
370370
</tr>
371371
<tr>
372372
<td>20</td>
@@ -451,7 +451,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
451451
<td>0</td>
452452
<td>GPIO&nbsp;3-15</td>
453453
<td>MAIN0</td>
454-
<td>Output Port A Pin 1 In</td>
454+
<td>Output Port A Pin 1</td>
455455
</tr>
456456
<tr>
457457
<td rowspan="8">8</td>
@@ -494,7 +494,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
494494
<td>4</td>
495495
<td>GPIO&nbsp;3-6</td>
496496
<td>MAIN1</td>
497-
<td>Output Port A Pin 2 In</td>
497+
<td>Output Port A Pin 2</td>
498498
</tr>
499499
<tr>
500500
<td>0</td>
@@ -611,13 +611,13 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
611611
<td>24</td>
612612
<td>GPIO&nbsp;5-9</td>
613613
<td>MCIN1</td>
614-
<td>Output Port C Pin 2 In</td>
614+
<td>Output Port C Pin 2</td>
615615
</tr>
616616
<tr>
617617
<td>20</td>
618618
<td>GPIO&nbsp;5-10</td>
619619
<td>MDIN0</td>
620-
<td>Output Port D Pin 1 In</td>
620+
<td>Output Port D Pin 2</td>
621621
</tr>
622622
<tr>
623623
<td>16</td>
@@ -672,7 +672,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
672672
<td>16</td>
673673
<td>GPIO&nbsp;5-3</td>
674674
<td>MDIN1</td>
675-
<td>Output Port D Pin 2 In</td>
675+
<td>Output Port D Pin 1</td>
676676
</tr>
677677
<tr>
678678
<td>12</td>
@@ -703,7 +703,7 @@ This is based on the lms2012 code and hardware schematic revision J. Both are no
703703
<td>28</td>
704704
<td>GPIO&nbsp;6-8</td>
705705
<td>MCIN0</td>
706-
<td>Output Port C Pin 1 In</td>
706+
<td>Output Port C Pin 1</td>
707707
</tr>
708708
<tr>
709709
<td>24</td>

0 commit comments

Comments
 (0)